Abstract-It is a flexible and effective approach to emulate the behaviors of electric power system components using interconnected parallel power converters. The reduction of unnecessary circulating current is essential for the validity of the test-bed system. The types of the circulating current in the test bed system are discussed in this paper. The causes and the reduction strategies for the switching period circulating current, zero sequence circulating current and lower order harmonics are presented. Simulation and experimental results are given to verify the feasibility.
INTRODUCTION
Using regenerative rectifiers and inverters to emulate the elements in a power system provides a flexible and easy way to study and analyze the characteristics of the tested components [1] [2] [3] . It allows the converters to serve as the virtual power sources or loads working in the test environment without the need for the full scale transmission, generation, and load equipment.
Based on this idea, a Hardware Test-Bed (HTB) was proposed to create a multi-converter emulation system with each converter representing a single or a congregated element of power system. It is conceptualized to demonstrate a large scale power system transmission network, and helps with the testing and integration of various technologies on monitoring, modeling, control, and actuation [4, 5] .
The HTB is proposed to have a paralleled converter structure which is illustrated in Fig. 1 . The DC link is supported by an active rectifier which is connected to the utility line, and the DC voltage could be considered as constant. The AC terminals of the converters are connected together through filtering inductors, establishing the emulated power system. The paralleling structure of the HTB enables the power to be recycled between the power source emulators and the load emulators, thus the total power consumption would be reduced [4, 5] .
Paralleling of converters will induce undesirable circulating current, and thus cause the operation difficulty and undermine the credibility of the HTB emulation.
Therefore, it is important to investigate the cause and the reduction method of the circulating current problems caused by the paralleling of converters. In [6] and [7] , the authors derived the models for the paralleled converters, and proposed control methods to limit the zero sequence circulating current. The harmonic currents caused by the dead-time of the converters were modeled and analyzed in [8] and [9] . Physical methods could also be adopted to reduce the circulating current by adding interphase inductor or common-mode inductor [10, 11] .
Different from other cases, the paralleled converters in HTB do not have a common load, and the converters have distinctively different output to emulate various components in a power system. Hence the circulating current pattern is not totally the same. In this paper, the types of the circulating currents in the HTB are discussed first. The cause of each type of circulating current and the reduction methods are analyzed respectively. Simulation and experimental results are also presented. 
II. CIRCULATING CURRENTS IN HTB
Typically, the circulating current is defined as the current difference between the assigned share of the total load current for a specific converter, and the actual converter output current [12, 13] . However, there is no actual load in the HTB. The sum of total converter output current is zero, and all the current in the emulating system could be considered as circulating current.
Thus, the output current could be characterized into three types of circulating currents:
The first type is the emulating current. It is determined by the model of emulated object. Ideally, this part of the current is exactly the same with the output current of the emulated object, after the scaling of the emulation. This type of circulating current includes the fundamental frequency current, and some low order harmonic current generated by the model of the non-linear load.
The second type is the switching period circulating current. It is inevitable to have some switching ripple in the converter based test bed system. Generally, the emulation would not take the switching period performance into account. But if not considered, large switching ripple would have negative impact on the monitoring and demonstration of the emulation system. Thus, this type of circulating current should be suppressed.
The third type is the other undesired circulating currents in the test-bed. This includes the zero sequence current which is not found in the actual power system unless faulted, and lower order harmonics due to the imperfection of the converter and the controller. If not considered, this type of circulating current would pollute the emulating environment, and may cause instability of the HTB system.
III. SWITCHING PERIOD CIRCULATING CURRENT
The switching ripple of the output current is a major concern in the paralleled converter system. For HTB system, the focus is the output currents for the individual converter emulators, instead of a total current from the sum of the converters for the other cases. The analysis and the reduction method are presented in this section.
The single phase terminal voltage of a converter could be either positive or negative DC-bus voltage. Thus in a switching cycle, the voltage drop on the filtering inductors could step several times from negative to positive, and back to negative, resulting in large switching ripples. These current ripples are not represented in the average model of the converter system. Thus they would not have great impact on the HTB emulation accuracy. But large current ripples would impair the measurement and demonstration of the emulation, and even deteriorate the performance of the system control.
The current ripples in the switching period are largely dependent on the time difference of the carrier waves and duty ratios of the converters. Fig. 2 illustrates a single phase current in a two-converter system. The current increase ∆ during the switch cycle is determined by average parameters of the converters:
where V dc is the DC voltage, L is the inductance of the output filter, T s is the period of the switching cycle, D 1 and D 2 are the output duty ratios of the analyzed phase for both converters.
Current ripples would be introduced when there is phase displacement between the carrier waves of the converters. The amplitude ∆I could be expressed as (2) , assuming D 2 is larger than D 1 .
Thus, if the carrier wave time difference between the two converters ∆t is kept small, the current ripple could be kept to a minimal value. With the increased number of converters in parallel, the principle of superposition would apply to each converter. The single phase current change of the i-th converter ∆ is determined by (3) . The sum of the current changes of all the converters is 0. The current ripple is represented as the additional variation between the beginning and the end of the switching cycle. Define the current trip ∆ as the total variation during the cycle, i.e. for Fig. 2 , ∆ is∆ 2∆ . Thus, for any of the two converters, the current trip is calculated by:
where ∆ is the time difference between the i-th and the j-th converter, and and represent the single phase duty ratios of the analyzed converters.
There is no way that the current variation could cancel with each other while applying the super position principle, because when the terminal voltage of the converter is a negative DC voltage, the phase current can only rise, and vice versa. Thus the overall current trip of the i-th converter can be calculated by:
Hence, it is indicated that the current trip ∆ , will never be less than the absolute value of the current increase ∆ . And not all the converters are able to have zero switching period current ripples when multiple converters are paralleled. But it is optimal to have the carrier wave of the converters synchronized.
In practice, this synchronization requires intercommunication among the converters. A master converter sends out trigger pulses using the CAN bus communication at the beginning of every 8 switching cycles, and other slave converters should slightly adjust their switching frequency depending on the leading or lagging of the detection of the trigger pulse until synchronized [14] .
IV. UNDESIRED CIRCULATING CURRENTS

A. Zero Sequence Circulating Current
The zero sequence current paths are rarely presented in the normal grid-connected applications due to the lack of the grounding wire. But this path is formed by sharing the common DC and AC links of the converters. In addition, the impedance of the path is dependent on the filter inductor, which is relatively small, as shown in Fig. 4 . If the zero sequence duty cycle of the converters in the HTB system is not totally the same, the unwanted zero sequence current would dominate in the emulated grid. Therefore, it is needed to eliminate this circulating current.
First, a common mode choke is connected in series with the filtering inductor for each converter. It will not influence the voltages and currents in the dq axis, but greatly increase the loop inductance on the zero axis. This common mode choke would also help to reduce switching period circulating current when the synchronization is not reached Second, a zero sequence current loop is implemented into the emulating converters in HTB. The basic idea of maintaining the same zero sequence duty cycle for each one of the converters is to let one converter have no zero sequence injection (outputting pure Sinusoidal PWM), and let the other converters follow this reference. If there are n converters in the HTB system, n-1 converters should have the zero sequence current control given in Fig. 5 [7] . The open-loop bode plot of the control system is shown in Fig. 6 . A resonant controller focused on reducing the third order harmonics is added together with a PI controller. The bandwidth of the controller can be relatively low compared to the fundamental frequency controller on the dq axis, since it is not required to have fast tracking capability. 
B. Low Order Harmonic Circulating Current
The harmonic circulating current in the parallel converters is mainly caused by the imperfection of the converters. These imperfections include the dead-time effect of the converter control, rise time and fall time of the phase current, and the voltage drops on the power electronic devices [8] .
Undesired low order harmonic circulating current could affect the input signal of the converter emulator. The emulation result would not be accurate if the emulating model is misguided by the harmonic current, and generate the wrong output. However, this type of harmonic circulating current should not be suppressed intentionally by control strategies. Otherwise, when emulating the non-linear load or the faulted cases, the desired emulating harmonic current produced by the emulator could be compromised by the control.
Thus, the dead-time compensation is adopted to minimize the output of the low order harmonics. Since the ripples on the current could be largely reduced by synchronizing the carrier wave of the PWM, the zero crossing area of the dead-time compensation is relatively small. Thus the converter output duty-ratio could be compensated by the direction of the output current. Fig. 7 shows the open-loop simulation of the dead-time effect. The results verify that the dead-time effect is mainly dependent on the direction of the phase current. Also, the harmonic content in the current is much larger than the harmonics in the voltage. It is due to the paralleled structure of the converter system. 
V. EXPERIMENT
The hardware configuration of one of the HTB cabinets is shown in Fig. 8 , which includes one active rectifier and three converters to emulate the power grid. Fig. 9 gives the experiment connection diagram. The DC voltage rating of the converters is 600 V, and the power rating is 30 kW. The output filter of the converter L is 0.5 mH. The common mode choke L C is 12 mH, and L T is the inductors that emulate the transmission line. Texas Instrument DSP TMS320F28335 was used to control the converters.
In the experiments, Converter #1 and #2 are emulating generators, feeding the power to the load emulated by Converter #3. Fig. 10 gives the experimental waveforms in the switching cycles. The voltage and current waveforms are from phase A of the Converter #1, #2 and #3. The carrier waves for the three converters are synchronized, so that the output voltages are aligned. The phase current is kept the same when the three voltages are either all positive or all negative. Thus the switching period circulating currents are reduced.
A. Switching Period Circulating Current
B. Dead-time Compensation
Only Converter #2 and Converter #3 are involved in this experiment. Fig. 11 gives the experimental results for the dead-time compensation. The current distortion is very large when the converter is open-loop controlled. Using the designed closed-loop control, most of the harmonics are eliminated. But there is still some distortion at the zerocrossing point. After the dead-time compensation, the total harmonic distortion of the current decreases from 4.0% to 2.1%, thus the compensation strategy is verified. Fig. 12 shows the experiment comparison between with and without the zero sequence current controllers activated. If the zero sequence currents are not controlled, the phase currents of the converters would have a DC-bias shifting between the positive and negative in a long time scale. The controllers for Converter #2 and #3 are activated in the Fig.  12 (b) , the DC-bias is eliminated. The current spikes on the edges are caused by the interference of the current probe. 
C. Zero Sequence Circulating Current Control
D. Negative Sequence Circulating Current
The structure of paralleled converters also introduces negative sequence circulating currents [17, 18] . The negative sequence current would be represented by the second order harmonics on the dq axis. It can be reduced since it is within the bandwidth of the controllers on the converter emulator. However, when the current and voltage sensor on the converter emulator was not accurate enough, a small amount of the unbalance would be enlarged by the emulation models, and result in a non-negligible unbalanced current output. Fig. 13 gives the experimental waveforms of Converter #1, in the three converters emulating environment. When there is a 2% gain error on the Converter #1, phase B, the phase current would have around 15% unbalanced current, shown in Fig 13 (a) . After the sensors on the converters are tuned, this unbalance disappears.
Since it is related with the negative sequence models of the emulated generators and the load, the specific controller is not yet designed, and will be considered in the future work.
VI. CONCLUSION
For flexibility and power efficiency, the power system emulation HTB used paralleled converter structure. In order to ensure the safe operation and the validity of the emulation, problems of circulating currents have been considered to make use of this structure. The causes for the circulating currents in the HTB were analyzed, and the reduction methods for each type of the circulating currents were presented respectively. The switching period circulating current was suppressed by the synchronization of the carrier waves between the converters. The zero sequence circulating current was controlled by injecting zero sequence duty ratios to the modulation of the converter emulators, and the dead-time effect was compensated to reduce the low order harmonic circulating currents. Simulations and experiments were performed to validate the analysis and corresponding mitigation methods.
